
RCA SOLID STATE DIV SOMERVILLE NJ
DEVELOPMENT REPORT FOR HIGH-RELIABILITY, LOW-COST INTEGRATED CI--ETC(U)
SEP 78 AD-A062 706 NL UNCLASSIFIED OF AD ...708 END DATE FILMED 3-79







# DEVELOPMENT REPORT FOR HIGH-RELIABILITY, LOW-COST INTEGRATED CIRCUITS 3 NOVEMBER 1977 TO 3 SEPTEMBER 1978 Prepared By RCA Solid State Divison Route 202, Somerville, N.J. 08876


Route 202, Somerville, N.J. 08876

For

DEPARTMENT OF THE NAVY NAVAL ELECTRONICS SYSTEMS COMMAND Washington, D.C.

> Contract No. N00039-76-C-0240 Project No. 62762N Subproject No. XF54586 Task No. 002

Qualified requesters may obtain copies of this report from the Defense Documentation Center, Cameron Station, Alex., Va. 22314. This document is subject to special export controls and each transmitta to foreign governments foreign nationals may be made only with prior approval of the Naval Electronic Systems Command, Washington, D.C. 20360.



### DISTRIBUTION STATEMENT A

Approved for public release Distribution Unlimited

78 10 30 097

## **DEVELOPMENT REPORT**

**FOR** 

# HIGH-RELIABILITY, LOW-COST INTEGRATED CIRCUITS.

Rept. for 3 NOVE

Prepared By RCA Solid State Divison Route 202, Somerville, N.J. 08876

For

**DEPARTMENT OF THE NAVY** NAVAL ELECTRONICS SYSTEMS COMMAND Washington, D.C.

Contract No. Ngg 39-76-C-6248 Project No. 62/62N

Subproject No. XF54586 Task No. 002

XF54586 PQ2

Qualified requesters may obtain copies of this report from the Defense Documentation Cen-D.C. 20360.

WEEK	White Section
906	Bett Section []
**************************************	
JUST HENER THE	- AA
Sittle	or file
112001	
	0
#T	
DISTRIBUTIO	A/ATAILABILITY CODES
DISTRIBUTIO	
DISTRIBUTIO	A/ATAILABILITY CODES
DISTRIBUTIO	A/ATAILABILITY CODES

405 931 Du

### TABLE OF CONTENTS

Section	<u>Title</u>	Page						
I	ABSTRACT	I-1						
11	PURPOSE	11-1						
III	PHASE II PROGRAM	III-1						
IV	DETAILED FACTUAL DATA - TECHNICAL DISCUSSION	IV-1						
	A. Wafer Fabrication	IV-1						
	B. Assembly and Reliability Issues	IV-2						
	1. Phase-II HRLC Bonding Problem	IV-2						
	2. Thermal-Shock Program to Improve HRLC System	<b>IV-</b> 5						
	3. Phase-II Life Test and Pellet-Oriented Problems	IV-12						
	4. Status of Phase-II Testing	IV-21						
v	CONCLUSIONS	V-1						
	DISTRIBUTION							

### LIST OF FIGURES

Figure		Page
III-1	Phase II milestone chart.	111-2
IV-1	Curve-tracer examination of input resistance in CA741 at pin 4.	IV-4
IV-2	Typical heel break on CA741.	IV-6
IV-3	Schematic drawing of the portions of the beam-tape finger, inner-lead bond, and bumped chip involved in heel breaks.	IV-7
IV-4	Strain in beam-tape finger.	IV-8
IV-3	Strain in redesigned beam-tape finger.	IV-10
IV-6	Log-normal failure plot for CD4012 wire-bonded units packaged in silicone and stressed at 250°C in bias-life circuits.	IV-15
IV-7	Out of specification distribution for I <sub>SS</sub> , supply current, in CD4012 devices.	IV-16
IV-8	Out of specification distribution for I <sub>IL</sub> , input leakage current, low level, in CD4012 devices.	IV-17
IV-9	Out of specification distribution for I <sub>TH</sub> , input leakage current, high level, in CD4012 devices.	IV-18
IV-10	Failure plot for the CA741 wire-bonded silicone- packaged units.	IV-19
IV-11	Out of specification distribution for I <sub>IB</sub> , input bias current, in CA741 devices.	IV-20
IV-12	Matrix of all failures in Phase II.	IV-22
IV-13	Reliability milestone chart.	IV-23

### LIST OF TABLES

Tables		Page
111-1	Phase II Test Plan	111-3
IV-1	Thermal Shock -65°C to +150°C	IV-13

### SECTION I

### ABSTRACT

Wafer fabrication has been completed. The control units (aluminum metallized DIC and DIP devices and trimetal devices in open DIC packages are 90-percent complete.

Thermal-shock testing of HRLC (high-reliability, low-cost) product has defined a beam-tape design problem which has necessitated the redesign of the beam tapes on all types. Life-test matrices have been run on CD4012 and CA741 to gain a preliminary insight into the failure modes to be expected in Phase III.

### SECTION II

PURPOSE

The objective of this program is to investigate alternate approaches to MIL-M-38510 for achieving high reliability integrated circuits at low cost. Emphasis is on adapting existing technology to industry mainstream products to achieve semiconductor reliability which will meet military requirements without a severe cost penalty.

The approach to achievement of the goals of this program is the integration and application of existing sealed-chip integrated-circuit processing with automated plastic packaging. The program is being carried out in three phases.

### Phase I - Completed

- (a) Process Feasibility The required photomasks were generated using existing masks to the maximum extent possible. Then, small quantities of each device type were fabricated to assure that the masks and processes were available for the production runs of Phase II. Also, each device type was fabricated using a matrix of carefully varied process parameters to assess their impact on yields and reliability.
- (b) Process Development The processes required to fabricate the eight integrated-circuit types to be produced in Phase II were defined and documented. Silicon nitride passivation and the titanium-platinum-gold metallization system were used to achieve chip hermeticity and a corrosion-free metallization system. In addition, a silicon nitride overcoat layer was applied for protection of the metallization. A series of experiments was completed at each critical processing step to

assure repeatability. Real-time indicators and accelerated life tests were used to assess the effects of process changes on reliability and to measure progress in achieving the required failure rate.

(c) Automated Assembly - The technology being used in Phase II was defined and documented. The effect of assembly process parameters on cost and yield was assessed. Bonding tapes and lead-frames compatible with each of the device types were designed and fabricated. A number of devices of each type were assembled using the automated assembly system. Reliability was monitored continually by means of accelerated life tests.

The photomasks, wafer process, and assembly process required to fabricate the eight integrated-circuit types in the low-cost high-reliability device-fabrication phase have been defined and documented and sample devices of each type were fabricated. Additionally, preliminary reliability data have been generated to demonstrate the soundness of the chosen approach.

### Phase II - Fabrication (Current)

The low-cost high-reliability device fabrication phase of the program involves significant quantities of each of the eight selected integrated-circuit types fabricated according to the processes defined in Phase I. Both silicon nitride passivated, titanium-platinum-gold metallized integrated circuits and conventional silicon dioxide, aluminum-metallized integrated circuits are being constructed in both plastic and ceramic packages. This will permit a detailed comparison to be made of the new and conventional processes. During these production runs, any significant differences between the two processes are being defined and documented. The utilization of existing equipment and mask sets is being demonstrated, and the cost impact of converting to this type of processing will be estimated. In-process quality controls, real-time indicators, and parameter distributions

at wafer probe and final test are being used to monitor the production run and to assure process reproducibility. All devices produced in this phase of the program will be utilized in Phase III for reliability testing and delivery to the Navy. Finally, the testing facilities for the Phase III program are being defined and assembled.

### Phase III - Reliability

The reliability of the devices produced in Phase II will be demonstrated. The conventional aluminum-metallized integrated cirucits, packaged and tested to military high-reliability requirements, will be used as a baseline from which to appraise the new process developed under the program. In addition, the level of testing required over and above commercial screening to assure a reliable product for military end use will be determined, and the cost impact of this testing will be analyzed and verified.

### PHASE II PROGRAM

Phase II, the low-cost high-reliability device-fabrication phase of the program, involves significant quantities of each of the eight selected integrated-circuit types to be fabricated according to the process defined in Phase I. Both silicon nitride passivated, titanium-platinum-gold metallized integrated circuits and conventional silicon dioxide, aluminummetallized integrated circuits are being constructed in both plastic and ceramic packages. This plan permits a detailed comparison to be made of the new and conventional processes. During these production runs, significant differences between the two processes are being defined and documented. The utilization of existing equipment and mask sets is being demonstrated, and the cost impact of converting to this type of processing is being estimated. In-process quality controls, real-time indicators, and parameter distributions at wafer probe and final test are being used to monitor the production run and to assure process reproducibility. Devices produced in this phase of the program will be utilized in Phase III for reliability testing and delivery to the Navy. Finally, the testing facilities for the Phase III program are being defined and assembled. The milestone chart for the completion of Phase II is shown in Fig. III-1.

In addition to initiating the long-term 125°C life tests during Phase II, a program of accelerated life testing for two circuits, the CA741 and the CD4012B has been initiated. This program will verify the reliability goals, compare encapsulation techniques, compare the results achieved with devices in dual-in-line ceramic packages, and establish the activation energy to be used for extrapolating the results of accelerated tests. The test matrices are shown in Table III-1.




Fig. III-1 - Phase II milestone chart.

TABLE III-1 - Phase II Test Plan

Life Test		Assembly Technique						
	HRLC	Wire Bond Plastic	Sealed DIC	Unsealed DIC				
Bias								
250°C	30	30	30	30				
225°C	30	30	30	30				
200°C	30	30	30	30				
175°C	30	30	30	30				
150°C	30	30	30	30				
Storage								
250°C	30	30	30	30				
225°C	30	30	30	30				
200°C	30	30	30	30				
	30	30	30	30				
150°C	30	30	30	30				
175°C 150°C	30	30	30	30				

# SECTION IV DETAILED FACTUAL DATA TECHNICAL DISCUSSION

### A. WAFER FABRICATION

Wafer fabrication of the eight integrated-circuit types has been completed. HRLC processing has been successfully adapted to four technologies, CMOS, T<sup>2</sup>L, Schottky T<sup>2</sup>L and bipolar linear. The wafer processing for each technology is briefly discussed below.

CMOS - Processing of CMOS wafers for the HRLC program is conventional up to the channel oxidation step. At this point a thinner than normal channel oxide is grown so that the composite SiO<sub>2</sub> - Si<sub>3</sub>N<sub>4</sub> dielectric is equivalent in terms of threshold voltage to a conventional SiO<sub>2</sub> dielectric. Metallization of these wafers utilizes magnetron-sputtered titanium and platinum and electroplated gold. Electrical characteristics of HRLC devices are equivalent to those observed on conventional aluminum-metallized devices.

The processing of CMOS wafers results in tapered oxide cuts. It was found that this type of geometry is amenable to sputter—etch techniques for metal definition. Accordingly, sputter etching was used to define the platinum film using the plated gold as a sputter mask. This technique obviates the need for the platinum—definition photoresist step and allows the use of tightened design rules to increase packing density. This development indicates the applicability of HRLC processing to LSI.

 $\frac{T^2L}{T^2L}$  - HRLC processing has been found to be entirely compatible with  $T^2L$  technology. No deleterious effects of the CVD silicon nitride deposition or metallization on any electrical characteristic has been observed.

Schottky  $T^2L$  - The use of HRLC technology on Schottky  $T^2L$  circuits results in the clamping diode being formed of platinum silicide. In conventional structures, this device is formed by aluminum silicide. This change did not impact the electrical characteristics of the circuits fabricated under the contract.

<u>Bipolar Linear</u> - HRLC processing is completely compatible with bipolar-linear wafer fabrication. No variations from conventional wafer processing are required through the emitter-diffusion process, at which point HRLC processing is initiated.

Independent of whether the devices are conventional or HRLC, the use of a surface-field ion implantation has been found to be useful in raising the field inversion voltage of the collector regions. This precludes the formation of conductive p-type channels between base regions and isolation regions when the devices are operated from relatively high-voltage supplies.

### B. ASSEMBLY RELIABILITY ISSUES

### 1. Phase-II HRLC Bonding Problem

### a. Nature of Problem

The Phase II HRLC bonding problem, as originally understood, was not immediately visible in all pellet types. Digital logic devices that do not drive high-current loads may require a longer time to fail because of this phenomenon. CD4012 units being stressed in Phase II bias and storage life did not show parametric degradation because of the bonding problem whereas CA741 operational-amplifier units stressed in the same manner showed selected parameter degradation. This degradation was visible only from the higher temperature stresses where many down periods were taken, resulting in single-cycle temperature cycling. High-temperature bias operation or high-temperature storage without intermittent down periods did not reveal

the problem. However, thermal-shock and temperature-cycling tests on suspected units did bring out the defect if units were subjected to high-current hot-continuity tests after thermal stressing.

### b. Phase II Down-Period Indicators

Down periods for 250°C bias and storage life tests were specified at 2, 4, 8, 16, 32, 64, 128 and 256 hours. After 4 hours of high-temperature life (two down periods) input-offset voltage failures for the CA741 were noted for storage and bias life. At 32 hours, the number of units out of specification for the same reason was 26 percent for combined storage and bias life. In the same 32-hour stress period, the CD4012 250°C tests produced three out of specification units for unrelated reasons. Later analysis revealed that the CD4012 units were suffering from the same package defects as were the CA741 units, and required hot testing to make these defects visible electrically.

### c. Thermal-Shock Indicators

On subjecting Phase-II CA741 devices to thermal shock tests, the same input-offset voltage drift was detected. After 100 cycles of liquid-to-liquid thermal shock, approximately 90 percent of the devices tested failed. Normal 25°C testing revealed few open-circuited pins, but testing for continuity at elevated temperatures showed many units open-circuited, mainly on the central pins on each side of the package (i.e., pins 3, 4, 5 and 10, 11, 12 on a 14-pin DIP).

### d. Failure Analysis

The decapping of thermal-shocked devices that failed hot-continuity testing revealed bond-wire heel cracks at the device bonding pad. The cracks were such that high-resistance paths developed through them at a 25°C ambient, but opened at a 100°C ambient.

Fig. IV-1 shows curve-tracer photos of input-continuity tests for a CA741 after 128 hours of 250°C storage life. The "on" portion of the slope of the failed-unit trace indicates the increase in input resistance resulting from




Fig. IV-1 - Curve tracer examination of input resistance in CA741 at pin 4. (a) Control measurement. Good DIC, slope  $\simeq$  60 k $\Omega$ . (b) HRLC device on 250°C 128-hour storage-life test. Slope  $\simeq$  330 k $\Omega$ . Unit failed input-offset voltage test. ( V  $_{10}$  > 17 mV) (c) Same HRLC device as in (b) on 250°C 128-hour storage-life test after curve-tracer stress to close resistive gap. Slope  $\simeq$  60 k $\Omega$ . Unit now passes input-offset voltage test. (V  $_{10}$  < 1 mV)

the fracture at the heel of the bond. Pin 4 is the inverting input to the unit.

Fig. IV-2 is a photograph of a cross sectioned device showing the typical location and character of heel breaks.

### 2. Thermal-Shock Program to Improve HRLC System

### a. Analysis of Heel Breaks

The cross-sectional view in Fig. IV-2 was made to show the beam-tape finger, the inner-lead bond, and the bumped chip in the area where electrical testing indicated a high-resistance connection so that the failure mode for devices that failed thermal-shock cycling could be analyzed.

The fracture in the beam tape is shown to occur at the heel of the inner-lead bond in the 0.003-inch width, Fig. IV-3, which extends 15 to 20 mils from the end of the finger. A study of the tape design revealed that, in this localized area, the total stress on the beam-tape finger is concentrated and that, under fatigue stress conditions, the failures could be anticipated. Such failures begin as small cracks on the surface of the part and, as the cracks propagate, they progressively reduce the ability of the weakened section to withstand the strain. This condition is particularly important at the heel of the bond where the cross section of the lead is reduced as a result of the thermocompression bonding process.

Fig. IV-4 illustrates the magnitude of the strain that is present in a straight, short finger under mechanical loading. Sections I and IV represent the inner- and outer-lead bond areas, respectively. The strain in sections II and III under load is shown to be concentrated in section II because of the higher unit stress. The point where section I ends and section II begins is the heel of the inner-lead bond where, again, virtually all of the lead breaks occur.



920531040

Fig. IV-2 - Typical heel break (high resistance - 200 k ) of pin 11 on CA741 stressed at 250°C standard life. Device failed after 128 hours and 7 down periods. (V<sub>IO</sub> = 17 mV)




Fig. IV-3 - Schematic drawing of the portions of the beam-tape finger, inner-lead bond, and bumped chip involved in heel breaks.




Fig. IV-4 - Strain in beam-tape finger.

### b. Redesign of the Beam Shapes

A redesign of the beam-tape was made which minimized the stress concentration in the 0.003-inch-width sections of the tape. A 90° bend in the plan view of the finger, Fig. IV-5, prevents tensile strain from being transferred from one section of the beam to another.

The CA741 device type was selected as the means of evaluation of the redesign of the beam tape, and engineering samples of the tape were produced in-house. The samples were etched in bare copper, unsupported by polyimide, and subsequently plated with gold.

### c. Plated Copper to Improve Strength

In the process of fabricating beam tape, the copper is cleaned by means of a mild etchant. This operation leaves an irregular surface in which stress cracking can originate during severe loading conditions. This surface is also more vulnerable to oxidation defects because of the greater area exposed to the environment. These conditions can be minimized by plating the copper with a suitable material; gold on copper and gold on nickel on copper have been selected as the metallurgical systems to be evaluated.

### d. Thermal-Shock Tests for Improved Results

A matrix of tests was devised to aid in an evaluation of the variables that affect the strength of the beam-tape system. The tests were arranged in cells of twenty units each. Thermal-shock testing was selected as the method of exercising the assembled devices.

### Variables selected for comparison included:

- 1. Stress relief versus no stress relief in the beam-tape design
- Copper beam tape versus gold plated copper beam tape versus gold-plated nickel-plated copper beam tape
- 3. With polyimide versus without polyimide
- 4. RCA copper versus 3M Company copper
- Silver-plated copper lead frames versus spot gold-plated steel lead frames.




Fig. IV-5 - Strain in redesigned beam-tape finger.

The most significant factors in the reliability performance of the celia tested were the stress-relief pattern and the plating on the beam-tape copper. There was no conclusive evidence that the presence of polyimide was a factor, nor was there any significant difference in the use of the copper from the 3M Company over RCA copper. The lead frames performed identically and proved not to be a factor.

### e. Gold and/or Nickel-Gold Plate with Stress Relief

The results of the matrix tests clearly indicate that the stress-relief pattern is essential to the reliability of HRLC devices made with copper beam tape. Similarly, gold plating, with or without nickel plating, improved system resistance to thermal shock. Where most units made without stress-relief, gold-plated beam tape failed at less than 400 cycles of thermal shock (-65° to + 150°C), devices with these features were functional after 2000 cycles.

### f. Results of Total Thermal-Shock Problem

The assembly of IC chips using beam-tape technology results in a far stronger finished device than one assembled with flying wires. However, this strength can adversely affect reliability by causing very high stress concentrations in a rigid mechanical system. High stress coupled with fatigue cycling is a very severe problem in the mechanics of materials.

For this program, beam tapes are being redesigned to avoid the stress concentration conditions. These tapes will be produced by the 3M Company; the designs for four device types have been released for fabrication.

In addition to the changes in the lead configurations, the copper tape will be plated with 75 microinches of gold. Gold plating without the nickel barrier was selected after the thermal shock test cells using plated beam tape, both with and without the nickel, performed equally well. Although nickel is an excellent barrier between the copper and gold, the plating thickness of the nickel is difficult to control, and thick layers adversely affect thermocompression bonding parameters.

The tape from 3M Company will differ from the tape made in-house by RCA in that it will include a ring of polyimide, which will support the fingers. To promptly assure that this difference is not significant to performance, the first tape was expedited by the 3M Company so that samples could be made for thermal-shock testing.

A cell of approximately 600 CD4012UB units are assembled and will be used to perform the complete reliability evaluation on devices that incorporate the improvements achieved through the thermal-shock test matrix. Table IV-1 delineates the thermal-shock tests and results accomplished to date.

### 3. Phase-II Life Tests and Pellet-Oriented Problems

### a. CD4012 Leakages & Deltas

Fig. IV-6 is a log-normal failure plot for CD4012 wire-bonded units packaged in silicone and stressed at  $250^{\circ}$ C in bias-life circuits. The failures for MIL limits at 128 hours were 33 percent of the total sample. Most of the units failed for leakage currents. All out of specification units and many not out of specification exceeded the 10 nanoampere MII, delta criteria for  $I_{SS}$ .

Figs. IV-7, IV-8 and IV-9 are histograms of the prevalent leakage problems, and show distributions based on total number of out of specification units. A large percentage of limit failures occur in the region just above the MIL limit.

### b. CA741 Input Bias Current and Deltas

Fig. IV-10 shows a failure plot for the CA741 wire-bonded silicone-packaged units. Most of these failed units were out of specification for input bias current; Fig. IV-II shows the distribution of these failures. All failures and most of the units that did not fail exceeded the MIL delta requirement of 12 nA for end points.

TAB:E IV-1 - THERMAL SHOCK -65°C to +150°C

I

									10000				
2000 Cycles	7			á	0/20					1/20	3/20	3/20	
1200 Cycles					0/20		1/20			0/20	0/20	0/20	
1000 Cycles					0/20	8/20	0/20	8/19		0/20	0/20	0/20	
500 Cycles		20/20	20/20	20/20	0/20	0/20	0/20	1/20	7/20	0/20	0/20	0/20	
100 Cycles	29/29												
08730	×	×	×	×	×	×	×	×	x	×	×	×	
Just Pane		×	×	×	×	×						×	
On Lead Frame	×						×	×	×	×	×		
M-M Plate		×	×		×		Þi				×	×	
Au Plate										×			
Polytalde a series	x		×	×									
Strees				+	×	×	×	×	×	×	×	×	
Bean Tape	ЖЕ	ЖЕ	Ж	æ	RCA	RCA	RCA	RCA	RCA	RCA	RCA	RCA	
Test	741 02	E19	E20	E21	E22	E IV-13	E26	E27	E29	E30	E31	E32	

TABLE IV-1 (Continued)

2000 CAC 168			0/14								
1500 OPC 188		0/14	2/16		0/20						B
1000 CVC1es		0/14	91/0	20/20		21					
\$00 CYC168	3/19	0/14	91/0	0/20	0/20	6/20	4/20				
100 Cycles	1/20			0/20							[]
DC480	×	×	×	×	×	×	×		6		
Sub- France		×	×	×	×	×	×				
Lead Frame		6									
NA-AU PLAE				×	×	×					Transmiss of the second
Au Plate		×					×				
apruratod				х		х	×				
Stress	The second second	×	×		×	×					Prondmann
Bean Tape	RCA	æ	ЖЕ	Ж	ж	3M	ж				
Test	3046 E12	E13	E15	E20	E21	723 1V-14	E23				




Fig. IV-6 - Log-normal failure plot for CD4012 wire-bonded units packaged in silicone and stressed at 250°C in bias-life circuits.




Fig. IV-7 - Out of specification distribution for I<sub>SS</sub>, supply current, in CD4012 devices.




Fig. IV-8 - Out of specification distribution for I<sub>IL</sub>, input leakage current, low level, in CD4012 devices.




Fig. IV-9 - Out of specification distribution for I<sub>IH</sub>, input leakage current, high level, in CD4012 devices.




Fig. IV-10 - Failure plot for the CA741 wire-bonded silicone-packaged units.




Fig. IV-11 - Out of specification distribution for I<sub>IB</sub>, input bias current, in CA741 devices.

### c. Military and Commercial Limit Failure Matrix

Fig. IV-12 depicts all Phase II failures in matrix form. The top number in a box is the quantity of commercial limit failures for that cell; the bottom quatity is the total number of commercial and MIL failures. The high numbers of failures in the 250°C, CA741, HRLC boxes is a result of the above mentioned bond-wire problem. Other higher than average quantities were the results of devices drifting just over MIL limits.

### 4. Status of Phase-II Testing

The original Phase-II testing program to develop acceleration factors has been completed. Because of the effect of the HRLC bonding problem on the data, the HRLC portion must be rerun with newly designed bonding tapes; one of these tapes is presently in house. Thermal-shock tests have begun to qualify these tapes for the HRLC process. It is expected that the Phase-II rerun will be completed by the end of the current year. A reliability milestone chart for the remainder of Phase II and for Phase III is shown in Fig. IV-13.

	250°C, 256 Hr	225°C, 256 Hr	200°C, 256 Hr	175°C, 1344 Hr	150°C, 1500 Hr	250°C, 256 Hr	225°C, 256 Hr	200°C, 256 Hr	175°C, 1344 Hr	150°C, 2000 Hr
HRLC	2 12	2 8	2 5	2 5	0 7	0	0 3	0 6	1 2	1 5
PLASTIC W.B.	1 10	1 9	1 9	2 7	1 5	. 0	1 4	0 5	0 2	0 2
DIC SEALED	2 9	2 7	3 7	1 4	4 20	1 8	. 1	0 5	0 30	0 30
DIC UNSEALED	3 25	1 21	0 6	1 9	4 12	1 22	1 22	2 18	1 27	2 30
		BIA	S LIFE					STOR	AGE LI	FE

CAT	41
Cat,	7.4

	250°C 256 Hr	225°C, 256 Hr	200°C, 256 Hr	175°C 1344 Hr	150°C	250°C, 256 Hz	225°C, 256 Hr	200°C, 256 Hr	175°C, 1344 Hr	150°C, 2000 Hr
HRLC	15 21	5 5	0	3	1 2	18 18	5 5	0	4 5	0
PLASTIC W.B.	4 20	0 3	0 2	1	1 2	0	1 2	1	. 0	0
DIC SEALED	1 17	2 2	1 4	1	0	0	2 2	0	1 2	0 2
DIC UNSEALED	3 22	0	0 2	1	0	0	0	0 1	0	0

Fig. IV-12 - Matrix of all failures in Phase II. N=30 for each cell. Top number in box is total commercial limit failures; bottom number is total commercial and MIL failures.

BIAS LIFE

STORAGE LIFE




Fig. IV-13 Reliability milestone chart.

# SECTION V CONCLUSIONS

Tests indicate that integrated circuits fabricated with an automatic system of beam-tape bonding and packaged in DC480 silicone are capable of withstanding an average of 2000 cycles of -65°C to +150°C liquid-to-liquid thermal shock before bonding system failure. Preliminary data also indicate that this type of package is at least equal to that of a hermetic package with respect to the electrical performance characteristics of gold-chip trimetal integrated circuits.

# Distribution List for Quarterly and Final Reports N00039-76-C-0240

Advisory Group on Electron Devices 201 Varick Street, 9th Floor New York, N.Y. 10014	Distant section library out 11 cm 4500
Director, Army Production Equipment Agency Att: DRXPE-MT (McBurney) Rock Island, ILL. 61201	L se en commenter de la la commentación de la comme
AFAPL/TEC (C.E. Ryan) Wright Patterson Air Force Base	contarcent divides 1 and some contact of the some contact of the some contact of the contact of
McDonnell Aircraft Company Box 516 - M. Stitch ST. Louis, MO. 63166	1 ava. Ocean Systems Carter de 92 a S. E. Belland
Fairchild Semiconductor 464 Ellis Street Mountain View, CA. 94040	Teles (Signal Control of the Control
Intel Corporation 3065 Bowers Avenue Santa Clara, CA. 95051 Att: G.E. Moore	taling of parents of the control of
Motorola, Incorporated Semiconductor Products Division Integrated Circuits Center	result secret frage 1
P.O. Box 20906 Phoenix, Ariz. 85036	Lain Stefans (Cale
National Semiconductor Corporation 2900 Semiconductor Drive Santa Clara, CA. 95051	inged , i.e. places <b>l</b> es entre dingese promisi leve entre dinges d' - 800 pas
Dr. John L. Prince Dept. of Electrical & Computer Engineering Clemson University, Riggs Hall Clemson, S. Carolina 29631	rale, todische Ares and Ares Ares Ares Ares Ares Ares Ares Ares
Signetics Corporation 811 East Arques Avenue Sunnyvale, CA. 94086	Hommouth, M.A., Cartar Contar cook AND
Texas Instruments, Incorporated P.O. Box 5012 Dallas Texas 75222	rdilas Air Vorce Sama, K.Y. 19 1 aval Sarface Soupens (mires ode Wall - A. Austherte
Research Triangle Institute P.O. Box 12194 Research Triangle Park North Carolina 27709	ilves turing, 29%, 20910  L'aconse locustentiam Chales  Rosardo Sherlos  L'aconsels, VA. 22316
Att: R. Alberts	

# Distribution List for Quarterly and Final Reports N00039-76-C-0240

Naval Electronic Systems Comman Code 30421 - R. A. Wade	
Washington, D.C. 20360	
Naval Research Laboratory Code 5210 - J. Davey Washington, D.C. 20375	Vermigh Insections on Found to A 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
Naval Research Laboratory Code 5261 - D. Patterson Washington, D.C. 20375	need grant 12 years in 12
Naval Ocean Systems Center Code 923 - C.E. Holland San Diego, CA. 92152	To continue to con
Naval Ocean Systems Center Code 925 - D. McKee San Diego, California 92152	Tantil util 1  Games, CA. 94040
Naval Ocean Systems Center Code 923 - E. Urban San Diego, CA. 92152	dozova ereca 1 dozova ereca 1 dozova ereca 1 dozova ereca 1
Naval Ocean Systems Center Code 923 - C. A. West San Diego, CA 92152	Total contract to broke division of the contract of the contra
DCASD, Springfield 240 Route 22	\$6968 saleA sk=1
Springfield, N.J. 07081	
Naval Weapons Support Center Code 7024 - R. Freeman Crane, Indiana 47522	1,000 AD LOSE 1
U.S. Army Electronics Command Code AMSEL-TL-IR - E. Hakim Ft. Monmouth, N.J.	gairennigas describes à la conscient partir de la conscient de
Rome Air Development Center Code RADC/RBR - J. Bart Griffiss Air Force Base, N.Y.	
Naval Surface Weapons Center Code WA33 - A. Auerbach Silver Spring, MD. 20910	rests las mineratis. Lacarpacentés  1 Par la company de la carpacentés  1 Par la carpacentés de la carpacentes de la carpacentes de la carpacente de la c
Defense Documentation Center Cameron Station Alexandria, VA. 22314	1 not folke to the second to t

# Distribution List for Quarterly and Final Reports N00039-76-C-0240

Engineering Experiment Station Georgia Institute of Technology Atlanta, GA. 30332 Att: J. Heckman	1
Jack S. Kilby 5924 Royal Lane Dallas, Texas 75230	1
D.R. Stiefbold Electronic Technology Lockheed Missiles & Space Co., Inc. 1111 Lockheed Way Sunnyvale, CA. 94088	1
Mr. Brian Park U.S. Army SLA6 HQDA DAEN ASR	1
SL, Washington, D.C. 20314	
Richard L. Buckelew MIRADCOM DRDMI - QRT Redstone Arsenal, AL 35016	1
Raymond F. Berry ITT Corporation Telecommunication Technology Center 1351 Washington Blvd. Stamford, Conn.	1
George S. Szekely SR. Q.A. Engr.	1
ITT Gilfillan Defense-Space Group 7821 Orian Ave., P.O. Box 7713 Van Nuys, California 91409	
Joe Marcello RARIN Institute P.O. Box 57242 Washington, D.C. 20037	1